## **INFORMATION PROCESSOR AND CONTROLLER**

Publication number: JP10124445 (A)

Publication date: 1998-05-15

UMEMURA MASAYA; KITAHARA JUN; SAITO KENICHI Inventor(s):

Applicant(s): HITACHI LTD

Classification:


- internationai: G06F13/16; G06F13/16; (IPC1-7): G06F13/16

- European:

Application number: JP19960284077 19961025 Priority number(s): JP19960284077 19961025

## Abstract of JP 10124445 (A)

PROBLEM TO BE SOLVED: To obtain a device for connecting a storing means with a CPU bus by connecting a storing means with a CPU bus by converting the instruction of access from a CPU to a storing means into a preliminarily decided access command to the storing means which is different from the access command, and supplying the access command. SOLUTION: A CPU 1 is provided with the interface of a CPU bus for specifying a prescribed protocol. A CPU bus has interchangeability with a conventional CPU bus protocol. An address controller 2 has interchangeability with the conventional CPU bus protocol, and the instruction of access from the CPU 1 to a synchronizing memory 3 is converted into a preliminarily decided access command to the synchronizing memory 3 corresponding to this access instruction. Then, an address is instructed through an address bus 5a, and a command being the access command is instructed through a command control bus 5c connected with the synchronizing memory 3. Thus, the synchronizing memory 3 can be directly connected with the CPU



Data supplied from the esp@cenet database - Worldwide